Accelerating Parameter Sweep Applications Using CUDA
Grad. Sch. of Inf. Sci. & Technol., Osaka Univ., Suita, Japan
19th Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP), 2011
@inproceedings{motokubota2011accelerating,
title={Accelerating Parameter Sweep Applications Using CUDA},
author={Motokubota, M. and Ino, F. and Hagihara, K.},
booktitle={Parallel, Distributed and Network-Based Processing (PDP), 2011 19th Euromicro International Conference on},
pages={111–118},
organization={IEEE},
year={2011}
}
This paper proposes a parallelization scheme for parameter sweep (PS) applications using the compute unified device architecture (CUDA). Our scheme focuses on PS applications with irregular access patterns, which usually result in lower performance on the GPU. The key idea to resolve this irregularity is to exploit the similarity of data accesses between different parameters. That is, the scheme simultaneously processes multiple parameters instead of a single parameter. This simultaneous sweep allows data accesses to be coalesced into a single access if the irregularity appears similarly at every parameter. It also reduces the amount of off-chip memory access by using fast on-chip memory for the data commonly accessed for multiple parameters. As a result, the scheme achieves up to 4.5 times higher performance than a naive scheme that processes a single parameter by a kernel invocation.
June 14, 2011 by hgpu