A High-Performance Parallel FDTD Method Enhanced by Using SSE Instruction Set

Dau-Chyrh Chang, Lihong Zhang, Xiaoling Yang, Shao-Hsiang Yen, Wenhua Yu
Oriental Institute of Technology, Taipei 22061, Taiwan
International Journal of Antennas and Propagation, Volume 2012 (2012), Article ID 851465, 10 pages, 2012


   title={A High-Performance Parallel FDTD Method Enhanced by Using SSE Instruction Set},

   author={Chang, D.C. and Zhang, L. and Yang, X. and Yen, S.H. and Yu, W.},

   journal={International Journal of Antennas and Propagation},



   publisher={Hindawi Publishing Corporation}


Download Download (PDF)   View View   Source Source   



We introduce a hardware acceleration technique for the parallel finite difference time domain (FDTD) method using the SSE (streaming (single instruction multiple data) SIMD extensions) instruction set. The implementation of SSE instruction set to parallel FDTD method has achieved the significant improvement on the simulation performance. The benchmarks of the SSE acceleration on both the multi-CPU workstation and computer cluster have demonstrated the advantages of (vector arithmetic logic unit) VALU acceleration over GPU acceleration. Several engineering applications are employed to demonstrate the performance of parallel FDTD method enhanced by SSE instruction set.
No votes yet.
Please wait...

Recent source codes

* * *

* * *

HGPU group © 2010-2019 hgpu.org

All rights belong to the respective authors

Contact us: