high performance computing on graphics processing units: hgpu.org

hgpu.org » bandwidth compression

A Survey Of Architectural Approaches for Data Compression in Cache and Main Memory Systems

Sparsh Mittal and Jeffrey S. Vetter

View

Tags: 3D memory, bandwidth compression, cache, classification, cpu, GPU, HPC, main memory, NVM, Review

May 18, 2015 by sparsh0mittal

* * *

Clava: C/C++ Source-to-Source Tool based on Clang

Challenges and Opportunities in C/C++ Source-To-Source Compilation

gpuLik

Statistical Computing With Graphics Processing Units

Octo-Tiger: Astrophysics program simulating the evolution of star systems based on the fast multipole method on adaptive Octrees

Stellar Mergers with HPX-Kokkos and SYCL: Methods of using an Asynchronous Many-Task Runtime System with SYCL

BAT: A standardized benchmark suite for auto-tuners

Towards a Benchmarking Suite for Kernel Tuners

BenchDirect: A Directed Language Model for Compiler Benchmarks

BenchDirect: A Directed Language Model for Compiler Benchmarks

A Deep Learning Model for Loop Interchange

A Deep Learning Model for Loop Interchange

Bridging Control-Centric and Data-Centric Optimization

Bridging Control-Centric and Data-Centric Optimization

Advanced evolutionary computation library built directly on top of PyTorch, created at NNAISENSE

EvoTorch: Scalable Evolutionary Computation in Python

DeepAxe: A Framework for Exploration of Approximation and Reliability Trade-offs in DNN Accelerators

DeepAxe: A Framework for Exploration of Approximation and Reliability Trade-offs in DNN Accelerators

RTIndeX: Exploiting Hardware-Accelerated GPU Raytracing for Database Indexing

RTIndeX: Exploiting Hardware-Accelerated GPU Raytracing for Database Indexing

See all packages

* * *

* * *

HGPU group © 2010-2023 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: