high performance computing on graphics processing units: hgpu.org

hgpu.org » nVidia T600

High-Performance Computing: from Optimization to Automation

Bérenger Bramas

View

Tags: AMD Radeon Instinct MI210, ATI, Computer science, CUDA, HIP, HPC, nVidia, nVidia A100, nVidia T600, Performance, Thesis

October 12, 2025 by hgpu

Iris: AMD RAD's multi-GPU Triton-based framework for seamless multi-GPU programming

Iris: First-Class Multi-GPU Programming Experience in Triton

HipKittens: Fast and Furious AMD Kernels

HipKittens: Fast and Furious AMD Kernels

Fortran xDSL dialects

An MLIR pipeline for offloading Fortran to FPGAs via OpenMP

mt4g: Memory Topology 4 GPUs

MT4G: A Tool for Reliable Auto-Discovery of NVIDIA and AMD GPU Compute and Memory Topologies

Falcon: GPU-Based Floating-point Adaptive Lossless Compression

A High-Throughput GPU Framework for Adaptive Lossless Compression of Floating-Point Data

CudaForge: An Agent Framework with Hardware Feedback for CUDA Kernel Optimization

CudaForge: An Agent Framework with Hardware Feedback for CUDA Kernel Optimization

pplx-garden: Perplexity open source garden for inference technology

RDMA Point-to-Point Communication for LLM Systems

LC Framework

Characterizing the Performance of Parallel Data-Compression Algorithms across Compilers and GPUs

OpScanner

A Study of Floating-Point Precision Tuning in Deep Learning Operators Implementations

Atlas CLI: Machine Learning (ML) Lifecycle & Transparency Manager

Scalable GPU-Based Integrity Verification for Large Machine Learning Models

See all packages

* * *

* * *

HGPU group © 2010-2025 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: