A GPU-based architecture for real-time data assessment at synchrotron experiments

Suren Chilingaryan, Alessandro Mirone, Andrew Hammersley,Claudio Ferrero, Lukas Helfen, Andreas Kopmann, Tomy dos Santos Rolo
Institute of Data Processing and Electronics, Karlsruhe Institute of Technology, Germany
17th IEEE-NPSS Real Time Conference (RT), 2010


   title={A GPU-based architecture for real-time data assessment at synchrotron experiments},

   author={Chilingaryan, S. and Kopmann, A. and Mirone, A. and dos Santos Rolo, T.},

   booktitle={Real Time Conference (RT), 2010 17th IEEE-NPSS},





Download Download (PDF)   View View   Source Source   



Current imaging experiments at synchrotron beam lines often lack a real-time data assessment. X-ray imaging cameras installed at synchrotron facilities like ANKA provide millions of pixels, each with a resolution of 12 bits or more, and take up to several thousand frames per second. A given experiment can produce data sets of multiple gigabytes in a few seconds. Up to now the data is stored in local memory, transferred to mass storage, and then processed and analyzed off-line. The data quality and thus the success of the experiment, can, therefore, only be judged with a substantial delay, which makes an immediate monitoring of the results impossible. To optimize the usage of the micro-tomography beam-line at ANKA we have ported the reconstruction software to modern graphic adapters which offer an enormous amount of calculation power. We were able to reduce the reconstruction time from multiple hours to just a few minutes with a sample dataset of 20 GB. Using the new reconstruction software it is possible to provide a near real-time visualization and significantly reduce the time needed for the first evaluation of the reconstructed sample. The main paradigm of our approach is 100% utilization of all system resources. The compute intensive parts are offloaded to the GPU. While the GPU is reconstructing one slice, the CPUs are used to prepare the next one. A special attention is devoted to minimize data transfers between the host and GPU memory and to execute I/O operations in parallel with the computations. It could be shown that for our application not the computational part but the data transfers are now limiting the speed of the reconstruction. Several changes in the architecture of the DAQ system are proposed to overcome this second bottleneck. The article will introduce the system architecture, describe the hardware platform in details, and analyze performance gains during the first half year of operation.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2024 hgpu.org

All rights belong to the respective authors

Contact us: