6064

Parallel Execution of AES-CTR Algorithm Using Extended Block Size

Nhat-Phuong Tran, Myungho Lee, Sigwon Hong
Dept of Computer Science and Engineering, Myong Ji University. 38-2 San Namdong, Cheo-In Gu, Yong In, Kyung Ki Do, Korea
14th IEEE International Conference on Computational Science and Engineering, 2011
BibTeX

Download Download (PDF)   View View   Source Source   

2837

views

Data encryption and decryption are common operations in a network based application programs with security. In order to keep pace with the input data rate in such applications, real-time processing of data encryption/decryption is essential. For example, in an environment where a multimedia data is streamed, high speed data encryption/decryption is crucial. In this paper, we propose a new approach to parallelize AES-CTR algorithm by extending the size of the block which is encrypted at one time across the unit block boundaries. The proposed approach leads to significant performance improvements using a general-purpose multi-core processor and a Graphic Processing Unit (GPU) which become popular these days. In particular, the performance improvement on GPU is dramatic; close to 9-times faster compared with the original coarse-grain parallelization approach, mainly thanks to the "multi-core" nature of the GPU architecture.
Rating: 2.5/5. From 1 vote.
Please wait...

* * *

* * *

HGPU group © 2010-2025 hgpu.org

All rights belong to the respective authors

Contact us:

contact@hpgu.org