high performance computing on graphics processing units: hgpu.org

hgpu.org » computer architecture

A Survey of Cache Partitioning Techniques for Multicore Processors

Sparsh Mittal

View

Tags: cache partitioning, computer architecture, Multicore processors, Power management, shared cache

March 10, 2017 by sparsh0mittal

A Survey Of Architectural Techniques for Managing Process Variation

Sparsh Mittal

View

Tags: cache, computer architecture, cpu, DVFS, GPU, Memory, survey

December 6, 2015 by sparsh0mittal

Coccinelle: a C code transformation engine using SmPL for matches, refactorings, and bug fixing

Advances in Semantic Patching for HPC-oriented Refactorings with Coccinelle

DuoReduce: MLIR's benchmark

Hardware-Assisted Software Testing and Debugging for Heterogeneous Computing

Shamrock: Multi-GPU hydrodynamics for astrophysics

The Shamrock code: I- Smoothed Particle Hydrodynamics on GPUs

LLMPerf: GPU Performance Modeling meets Large Language Models

LLMPerf: GPU Performance Modeling meets Large Language Models

Hercules: A Compiler for Productive Programming of Heterogeneous Systems

Hercules: A Compiler for Productive Programming of Heterogeneous Systems

Celerity Runtime: High-level C++ for Accelerator Clusters

Concurrent Scheduling of High-Level Parallel Programs on Multi-GPU Systems

wgpy: WebGL accelerated numpy-compatible array library for web browser

WgPy: GPU-accelerated NumPy-like array library for web browsers

Microbenchmarking OpenMP target offload with Catch2

A Microbenchmark Framework for Performance Evaluation of OpenMP Target Offloading

SUperman: Highly Efficient Permanent Computation Library

SUperman: Efficient Permanent Computation on GPUs

TransCL: An Automatic CUDA-to-OpenCL Programs Transformation Framework

TransCL: An Automatic CUDA-to-OpenCL Programs Transformation Framework

See all packages

* * *

* * *

HGPU group © 2010-2025 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us:

contact@hpgu.org