hgpu.org » Latency
Demystifying the Nvidia Ampere Architecture through Microbenchmarking and Instruction-level Analysis
Hamdy Abdelkhalik, Yehia Arafa, Nandakishore Santhi, Abdel-Hameed Badawy
Tags: Benchmarking, Computer science, Hardware Architecture, Latency, nVidia, nVidia A100, Performance, PTX
August 28, 2022 by hgpu
Igor Baratta, Chris Richardson, Garth Wells
Tags: Benchmarking, Computer science, Latency, nVidia, nVidia A100, OpenCL, Package, Performance, SYCL
August 21, 2022 by hgpu
Recent source codes
* * *
Most viewed papers (last 30 days)
- Microarchitectural Memory Bandwidth Saturation, KV-Cache Paging Dynamics, and Time-to-First-Token Latency: A Comparative Benchmark of vLLM, TensorRT-LLM, and FlashAttention-3 on NVIDIA Hopper H100 versus AMD Instinct MI300X
- Accelerating the Mitigation of LLM Inference Nondeterminism Across GPU Architectures
- pytest-gpu-proof: Enabling Cloud-CPU Continuous Integration for GPU Code with Local GPU Attestation
- KernelOPT: Dispatch-Aware Agentic Search for GPU Kernel Optimization
- Understanding NVIDIA Grace-Blackwell Unified Memory Through Placement-Controlled Microbenchmarks
- AI as a Compiler: Compiling Triton kernels without the Triton compiler
- Automatically Generating ML Compiler Backends from Tensor Accelerator ISA Descriptions
- AgentGarten: Code Worlds for Evolving Agents
- Xtrace: High-Fidelity GPU Intra-Kernel Tracing via Binary-Level Instruction Splicing
- KernelLens: Deploying Triton Kernels to C++ Inference Engines
* * *



