high performance computing on graphics processing units: hgpu.org

hgpu.org » nVidia GeForce 560 Ti

An unsupervised parallel genetic cluster algorithm for graphics processing units

D. Hendricks, D. Cieslakiewicz, D. Wilcox, T. Gebbie

View

Tags: Clustering, Computational finance, CUDA, Genetic programming, nVidia, nVidia GeForce 560 Ti, nVidia GeForce 660 Ti, nVidia GeForce GTX 660 M

March 23, 2014 by hgpu

cuFINUFFT: a load-balanced GPU library for general-purpose nonuniform FFTs

KTT - Kernel Tuning Toolkit

Searching CUDA code autotuning spaces with hardware performance counters: data from benchmarks running on various GPU architectures

HSA-on-FPGA

Transparent FPGA Acceleration with TensorFlow

SYCL for Vitis 2020.1: experimental melting pot with Intel oneAPI DPC++ SYCL and triSYCL for Xilinx FPGA

triSYCL for Xilinx FPGA

AutoFreeze: Automatically Freezing Model Blocks to Accelerate Fine-tuning

See all packages

* * *

2021

April

27-29

Munich, Germany

9th International Workshop on OpenCL and SYCL, 2021

2020

December

10-14

Virtually in Barcelona, Spain

The 18th International Conference on High Performance Computing & Simulation (HPCS), 2020

2020

November

24-27

Naha, Okinawa, Japan

The Fifth International Workshop on GPU Computing and AI (GCA), 2020

2021

January

13-15

Shenzhen, China

2nd International Conference on Frontiers of Intelligent Manufacturing and Automation (CFIMA’21), 2021

2020

December

14-16

Bangkok, Thailand

International Conference on Cyber Physical Systems and IoT (CPSIOT’20), 2020

Add event

See all events

high performance computing on graphics processing units: hgpu.org

An unsupervised parallel genetic cluster algorithm for graphics processing units

Recent source codes

AutoDock-GPU: AutoDock for GPUs and other accelerators

BASEMENT - Basic Simulation Environment

Charm++: a message-passing parallel language and runtime system

KTT - Kernel Tuning Toolkit

UPC++: a PGAS library for C++

cuFINUFFT: a load-balanced GPU library for general-purpose nonuniform FFTs

KTT - Kernel Tuning Toolkit

HSA-on-FPGA

SYCL for Vitis 2020.1: experimental melting pot with Intel oneAPI DPC++ SYCL and triSYCL for Xilinx FPGA

AutoFreeze: Automatically Freezing Model Blocks to Accelerate Fine-tuning

Most viewed papers (last 30 days)

Featured events

9th International Workshop on OpenCL and SYCL, 2021

The 18th International Conference on High Performance Computing & Simulation (HPCS), 2020

The Fifth International Workshop on GPU Computing and AI (GCA), 2020

2nd International Conference on Frontiers of Intelligent Manufacturing and Automation (CFIMA’21), 2021

International Conference on Cyber Physical Systems and IoT (CPSIOT’20), 2020