high performance computing on graphics processing units: hgpu.org

Applications

hgpu.org » Applications

AccelOpt: A Self-Improving LLM Agentic System for AI Accelerator Kernel Optimization

Genghan Zhang, Shaowei Zhu, Anjiang Wei, Zhenyu Song, Allen Nie, Zhen Jia, Nandita Vijaykumar, Yida Wang, Kunle Olukotun

View

Tags: AI, Benchmarking, Computer science, LLM, Machine learning, Performance

December 29, 2025 by hgpu

Memory-Efficient Acceleration of Block Low-Rank Foundation Models on Resource Constrained GPUs

Pierre Abillama, Changwoo Lee, Juechu Dong, David Blaauw, Dennis Sylvester, Hun-Seok Kim

View

Tags: AI, Computer science, CUDA, Machine learning, Memory, nVidia, nVidia A40, nVidia Jetson Orin Nano, Package

December 29, 2025 by hgpu

Tilus: A Tile-Level GPGPU Programming Language for Low-Precision Computation

Yaoyao Ding, Bohan Hou, Xiao Zhang, Allan Lin, Tianqi Chen, Cody Hao Yu, Yida Wang, Gennady Pekhimenko

View

Tags: Computer science, CUDA, nVidia, nVidia A100, nVidia H100, nVidia L40s, Package, Programming Languages, PTX, Triton

December 29, 2025 by hgpu

PEAK: A Performance Engineering AI-Assistant for GPU Kernels Powered by Natural Language Transformations

Muhammad Usman Tariq, Abhinav Jangda, Angelica Moreira, Madan Musuvathi, Tyler Sorensen

View

Tags: AI, AMD, AMD Radeon Instinct MI200, ATI, Computer science, CUDA, HIP, HLSL, LLM, NLP, nVidia, nVidia RTX A6000

December 29, 2025 by hgpu

Beyond Code Pairs: Dialogue-Based Data Generation for LLM Code Translation

Le Chen1, Nuo Xu, Winson Chen, Bin Lei, Pei-Hung Lin, Dunzhi Zhou, Rajeev Thakur, Caiwen Ding, Ali Jannesari, Chunhua Liao

View

Tags: Code generation, Computer science, CUDA, LLM, nVidia, nVidia H200

December 21, 2025 by hgpu

CUDA-L2: Surpassing cuBLAS Performance for Matrix Multiplication through Reinforcement Learning

Songqiao Su, Xiaofei Sun, Xiaoya Li, Albert Wang, Jiwei Li, Chris Shum

View

Tags: Computer science, CUBLAS, CUDA, Matrix multiplication, nVidia, nVidia A100, Package

December 21, 2025 by hgpu

BoltzGen:Toward Universal Binder Design

Hannes Stark, Felix Faltings, MinGyu Choi, Yuxin Xie, Eunsu Hur, Timothy O’Donnell, Anton Bushuiev, Talip Uçar, Saro Passaro, Weian Mao, Mateo Reveiz, Roman Bushuiev, Tomáš Pluskal, Josef Sivic, Karsten Kreis, Arash Vahdat, Shamayeeta Ray, Jonathan T. Goldstein, Andrew Savinov, Jacob A. Hambalek, Anshika Gupta, Diego A. Taquiri-Diaz, Yaotian Zhang, A. Katherine Hatstat, Angelika Arada, Nam Hyeong Kim, Ethel Tackie-Yarboi, Dylan Boselli, Lee Schnaider, Chang C. Liu, Gene-Wei Li, Denes Hnisz, David M. Sabatini, William F. DeGrado, Jeremy Wohlwend, Gabriele Corso, Regina Barzilay, Tommi Jaakkola

View

Tags: Bioinformatics, Biology, Biomolecules, nVidia, nVidia A100, Package

December 21, 2025 by hgpu

ML Inference Scheduling with Predictable Latency

Haidong Zhao, Nikolaos Georgantas

View

Tags: Computer science, Machine learning, nVidia, nVidia L4, Task scheduling

December 21, 2025 by hgpu

PystachIO: Efficient Distributed GPU Query Processing with PyTorch over Fast Networks & Fast Storage

Jigao Luo, Nils Boeschen, Muhammad El-Hindi, Carsten Binnig

View

Tags: Computer science, CUDA, Databases, GPU cluster, nVidia, nVidia A100, nVidia DGX-1, PyTorch

December 21, 2025 by hgpu

cuPilot: A Strategy-Coordinated Multi-agent Framework for CUDA Kernel Evolution

Jinwu Chen, Qidie Wu, Bin Li, Lin Ma, Xin Si, Yang Hu, Shouyi Yin, Jun Yang

View

Tags: AI, Code generation, Computer science, CUDA, nVidia, nVidia A100, Package, PyTorch

December 21, 2025 by hgpu

Accurate Models of NVIDIA Tensor Cores

Faizan A. Khattak, Mantas Mikaitis

View

Tags: Computer science, CUDA, Matrix multiplication, nVidia, nVidia B200, nVidia H100, nVidia V100, Package

December 15, 2025 by hgpu

Accelerating Molecular Simulations with Triton: Fused GPU Kernels for TensorNet Neural Potentials

Manpreet Singh

View

Tags: Biology, Chemistry, CUDA, Molecular dynamics, nVidia, nVidia A100, PyTorch, Triton

December 15, 2025 by hgpu

True 4-Bit Quantized CNN Training on CPU

True 4-Bit Quantized Convolutional Neural Network Training on CPU: Achieving Full-Precision Parity

cuFuzz: A GPU-oriented coverage-guided fuzzer for userland CUDA application

Hunting CUDA Bugs at Scale with cuFuzz

KernelSkill: A Multi-Agent Framework for GPU Kernel Optimization

KernelSkill: A Multi-Agent Framework for GPU Kernel Optimization

MSKernelBench & CUDAMaster

Making LLMs Optimize Multi-Scenario CUDA Kernels Like Experts

EvoScientist: Harness Vibe Research with Self-evolving AI Scientists

EvoScientist: Towards Multi-Agent Evolving AI Scientists for End-to-End Scientific Discovery

RepoLaunch: Automating Build and Test Pipeline of Code Repositories on ANY Language and ANY Platform

RepoLaunch: Automating Build & Test Pipeline of Code Repositories on ANY Language and ANY Platform

RepoLaunch: Automating Build and Test Pipeline of Code Repositories on ANY Language and ANY Platform

RepoLaunch: Automating Build & Test Pipeline of Code Repositories on ANY Language and ANY Platform

CONCUR: a benchmark designed to evaluate multithreaded Java code generated by LLMs

CONCUR: Benchmarking LLMs for Concurrent Code Generation

HIPRT: Ray Tracing using HIP

Ray Tracing using HIP

MXFP4 Training Support Codebase

Practical FP4 Training for Large-Scale MoE Models on Hopper GPUs

See all packages

* * *

* * *

HGPU group © 2010-2026 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: