GPU-based parallelization for fast circuit optimization

Yifang Liu, Jiang Hu
Department of ECE, Texas A&M University, College Station, TX
Proceedings of the 46th Annual Design Automation Conference, DAC ’09


   title={GPU-based parallelization for fast circuit optimization},

   author={Liu, Y. and Hu, J.},

   booktitle={Proceedings of the 46th Annual Design Automation Conference},





Download Download (PDF)   View View   Source Source   



The progress of GPU (Graphics Processing Unit) technology opens a new avenue for boosting computing power. This work is an attempt to exploit GPU for accelerating VLSI circuit optimization. We propose GPU-based parallel computing techniques and apply them on simultaneous gate sizing and threshold voltage assignment, which is often employed in practice for performance and power optimization. These techniques are aimed to fully utilize the benefits of GPU through efficient task scheduling and memory organization. Compared to conventional sequential computation, our techniques can provide up to 56x speedup without any sacrifice on solution quality.
No votes yet.
Please wait...

* * *

* * *

HGPU group © 2010-2021 hgpu.org

All rights belong to the respective authors

Contact us: