high performance computing on graphics processing units: hgpu.org

hgpu.org » Hardware Architecture

Keeneland: Bringing heterogeneous GPU computing to the computational science community

Jeffrey S. Vetter, Richard Glassbrook, Jack Dongarra, Karsten Schwan, Bruce Loftis, Stephen McNally, Jeremy Meredith, James Rogers, Philip Roth Kyle Spafford, Sudhakar Yalamanchili

View

Download (PDF)

Tags: Computer science, Hardware Architecture, Heterogeneous systems, nVidia, Tesla M2070

November 7, 2011 by hgpu

PEPSC: A Power-Efficient Processor for Scientific Computing

Ganesh Dasika, Ankit Sethia, Trevor Mudge, Scott Mahlke

View

Download (PDF)

Tags: Computer science, Energy-efficient computing, Hardware Architecture, nVidia, nVidia GeForce GTX 285, Prefetch

November 4, 2011 by hgpu

Inter-cluster communication on clustered SIMD architectures

Kris Hoogendoorn

View

Download (PDF)

Tags: Computer science, Hardware Architecture, nVidia, nVidia GeForce GTX 580

November 4, 2011 by hgpu

Run-time Reconfigurable Multiprocessors

Madhura Purnaprajna

View

Download (PDF)

Tags: ATI, Computer science, FPGA, Hardware Architecture, nVidia, Performance, Thesis

October 7, 2011 by hgpu

Stack-less SIMT reconvergence at low cost

Sylvain Collange

View

Download (PDF)

Tags: ATI, Computer science, Hardware Architecture, Memory, nVidia, Performance

September 30, 2011 by hgpu

High-performance Computing in China: Research and Applications

Ninghui Sun, David Kahaner, Debbie Chen

View

Download (PDF)

Tags: Computer science, GPU cluster, Hardware Architecture, Performance, Review

September 12, 2011 by hgpu

The future of microprocessors

Shekhar Borkar, Andrew A. Chien

View

Download (PDF)

Tags: Computer science, Energy-efficient computing, Hardware Architecture, Review

September 7, 2011 by hgpu

Energy-efficient mechanisms for managing thread context in throughput processors

Mark Gebhart, Daniel R. Johnson, David Tarjan, Stephen W. Keckler, William J. Dally, Erik Lindholm, Kevin Skadron

View

Download (PDF)

Tags: Computer science, Energy-efficient computing, Hardware Architecture

September 7, 2011 by hgpu

Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators

Yunsup Lee, Rimas Avizienis, Alex Bishara, Richard Xia, Derek Lockhart, Christopher Batten, Krste Asanovic

View

Download (PDF)

Tags: Benchmarking, Computer science, Hardware Architecture

September 7, 2011 by hgpu

A practical multi-viewer tabletop autostereoscopic display

Gu Ye, Andrei State, Henry Fuchs

View

Download (PDF)

Tags: Computer science, Hardware Architecture, nVidia, nVidia GeForce GTX 295, Rendering

September 4, 2011 by hgpu

An 8.6 mW 25 Mvertices/s 400-MFLOPS 800-MOPS 8.91 mm Multimedia Stream Processor Core for Mobile Applications

Shao-Yi Chien, You-Ming Tsao, Chin-Hsiang Chang, Yu-Cheng Lin

View

Download (PDF)

Tags: Computer science, Energy-efficient computing, Hardware Architecture

September 3, 2011 by hgpu

NVIDIA Nemotron Parse 1.1

ThunderKittens: Tile primitives for speedy kernels

ParallelKittens: Systematic and Practical Simplification of Multi-GPU AI Kernels

Iris: AMD RAD's multi-GPU Triton-based framework for seamless multi-GPU programming

Iris: First-Class Multi-GPU Programming Experience in Triton

HipKittens: Fast and Furious AMD Kernels

CudaForge: An Agent Framework with Hardware Feedback for CUDA Kernel Optimization

pplx-garden: Perplexity open source garden for inference technology

RDMA Point-to-Point Communication for LLM Systems

LC Framework

Characterizing the Performance of Parallel Data-Compression Algorithms across Compilers and GPUs

See all packages

* * *

high performance computing on graphics processing units: hgpu.org

Keeneland: Bringing heterogeneous GPU computing to the computational science community

PEPSC: A Power-Efficient Processor for Scientific Computing

Inter-cluster communication on clustered SIMD architectures

Run-time Reconfigurable Multiprocessors

Stack-less SIMT reconvergence at low cost

High-performance Computing in China: Research and Applications

The future of microprocessors

Energy-efficient mechanisms for managing thread context in throughput processors

Exploring the tradeoffs between programmability and efficiency in data-parallel accelerators

A practical multi-viewer tabletop autostereoscopic display

An 8.6 mW 25 Mvertices/s 400-MFLOPS 800-MOPS 8.91 mm Multimedia Stream Processor Core for Mobile Applications

Recent source codes

NVIDIA Nemotron Parse 1.1

ThunderKittens: Tile primitives for speedy kernels

Iris: AMD RAD's multi-GPU Triton-based framework for seamless multi-GPU programming

HipKittens: Fast and Furious AMD Kernels

Fortran xDSL dialects

mt4g: Memory Topology 4 GPUs

Falcon: GPU-Based Floating-point Adaptive Lossless Compression

CudaForge: An Agent Framework with Hardware Feedback for CUDA Kernel Optimization

pplx-garden: Perplexity open source garden for inference technology

LC Framework

Most viewed papers (last 30 days)