high performance computing on graphics processing units: hgpu.org

hgpu.org » Intel

Automated Testing of Graphics Shader Compilers

Alastair F. Donaldson, Hugues Evrard, Andrei Lascu, Paul Thomson

View

Tags: AMD Radeon R9 Fury, ARM, ATI, ATI Radeon HD 7700, Compilers, Computer science, GLSL, Intel, nVidia, nVidia GeForce GTX 770, nVidia GeForce GTX Titan X, OpenGL, Rendering, Security, Shaders, WebGL

September 21, 2017 by hgpu

Input Space Splitting for OpenCL

Simon Moll, Johannes Doerfert, Sebastian Hack

View

Tags: Compilers, Computer science, Intel, LLVM, OpenCL

March 5, 2016 by hgpu

A Survey of Architectural Techniques For Improving Cache Power Efficiency

Sparsh Mittal

View

Tags: Architecture, cache, cpu, Energy-efficient computing, GPU, Intel, Memory, Power-efficient computing

January 19, 2015 by sparsh0mittal

Preliminary Experiments with XKaapi on Intel Xeon Phi Coprocessor

Joao Vicente Ferreira Lima, Francois Broquedis, Thierry Gautier, Bruno Raffin

View

Tags: Computer science, Factorization, Intel, Intel Phi, Intel Xeon Phi

November 11, 2013 by hgpu

Understanding the Costs of Many-Task Computing Workloads on Intel Xeon Phi Coprocessors

Jeffrey Johnson, Scott J. Krieder, Benjamin Grimmer, Justin M. Wozniaky, Michael Wildeyz, Ioan Raicu

View

Tags: Computer science, Heterogeneous systems, Intel, Intel Phi

October 21, 2013 by hgpu

OpenCL Task Partitioning in the Presence of GPU Contention

Dominik Grewe, Zheng Wang, and Michael F.P. O'Boyle

View

Tags: Computer science, Heterogeneous systems, Intel, Intel HD Graphics 4000, Machine learning, OpenCL, Task scheduling

September 25, 2013 by hgpu

Performance Evaluation of Intel Xeon Phi Coprocessor using XKaapi

Joao V. F. Lima, Nicolas Maillard, Franciois Broquedis, Thierry Gautier, Bruno Raffin

View

Tags: Benchmarking, Computer science, Intel, Intel Phi, Performance

August 26, 2013 by hgpu

First experiences with the Intel MIC architecture at LRZ

Volker Weinberg, Momme Allalen

View

Tags: Computer science, Intel, Intel Phi, OpenMP, Performance

August 15, 2013 by hgpu

Compiler-based Data Prefetching and Streaming Non-temporal Store Generation for the Intel Xeon Phi Coprocessor

Rakesh Krishnaiyer, Emre Kultursay, Pankaj Chawla, Serguei Preis, Anatoly Zvezdin, Hideki Saito

View

Tags: Compilers, Computer science, Intel, Intel Phi, Prefetch

August 8, 2013 by hgpu

Lattice QCD on Intel Xeon Phi

Balint Joo, Dhiraj D. Kalamkar, Karthikeyan Vaidyanathan, Mikhail Smelyanskiy, Kiran Pamnany, Victor W Lee, Pradeep Dubey, William Watson III

View

Tags: CUDA, High Energy Physics - Lattice, Intel, Intel Phi, nVidia, Physics, QCD, Tesla K20

July 20, 2013 by hgpu

Benchmarking Intel Xeon Phi to Guide Kernel Design

Jianbin Fang, Ana Lucia Varbanescu, Henk Sips, Lilun Zhang, Yonggang Che, Chuanfu Xu

View

Tags: Benchmarking, Computer science, Intel, Intel Phi, Performance

July 14, 2013 by hgpu

Identifying the Key Features of Intel Xeon Phi: A Comparative Approach

Jianbin Fang, Ana Lucia Varbanescu, Henk Sips

View

Tags: Computer science, Intel, Intel Phi, Performance

July 13, 2013 by hgpu

Neural Query Language: A Knowledge Base Query Language for Tensorflow

Neural Query Language: A Knowledge Base Query Language for Tensorflow

NMODL: Code Generation Framework For NEURON MODeling Language

An optimizing multi-platform source-to-source compiler framework for the NEURON MODeling Language

TIGRE: Tomographic Iterative GPU-based Reconstruction Toolbox

Arbitrarily large iterative tomographic reconstruction on multiple GPUs using the TIGRE toolbox

cuda-benches: collection of small CUDA benchmarking programs

Performance Engineering for a Tall & Skinny Matrix Multiplication Kernel on GPUs

Simulee: Charactering and Detecting CUDA Program Bugs

Charactering and Detecting CUDA Program Bugs

TensorNetwork: A TensorFlow library for easy and efficient manipulation of tensor networks

TensorNetwork: A Library for Physics and Machine Learning

jive

Principles, Techniques, and Tools for Explicit and Automatic Parallelization

caffe-mc-opencl: Caffe Deep Learning Software with Model Compression by Sparse Coding (Backend: OpenCL)

Compressed Learning of Deep Neural Networks for OpenCL-Capable Embedded Systems

Full-stack Optimization for Accelerating CNNs with FPGA Validation

Full-stack Optimization for Accelerating CNNs with FPGA Validation

AdaNet: Fast and flexible AutoML with learning guarantees

AdaNet: A Scalable and Flexible Framework for Automatically Learning Ensembles

See all packages

* * *

* * *

2019

May

13-15

Boston, USA

7th International Workshop on OpenCL, 2019

2019

May

13

Boston, MA, USA

Distributed Heterogeneous Programming in C/C++ (DHPCC++), 2019

2019

May

14

Larnaca, Cyprus

3rd International Workshop on Theoretical Approaches to Performance Evaluation, Modeling and Simulation (TAPEMS), 2019

2019

July

26-28

Rome, Italy

International Conference on Frontiers of Neural Networks (ICFNN), 2019

2019

July

26-28

Rome, Italy

International Conference on Frontiers of Artificial Intelligence and Machine Learning (FAIML), 2019

+

HGPU group © 2010-2019 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: