high performance computing on graphics processing units: hgpu.org

hgpu.org » nVidia A30

PortLBM: A Portable Lattice Boltzmann Tool Leveraging SYCL on AMD, NVIDIA, and Intel GPUs

Alexander Strack, Marcel Graf, Alexander Van Craen, Dirk Pflüger

View

Tags: AMD, AMD Radeon Instinct MI210, Computer science, Heterogeneous systems, Intel, Lattice Boltzmann model, nVidia, nVidia A30, Package, performance portability, SYCL, Visualization

August 4, 2026 by hgpu

Block: Balancing Load in LLM Serving with Context, Knowledge and Predictive Scheduling

Wei Da, Evangelia Kalyvianaki

View

Tags: Artificial intelligence, Computer science, CUDA, LLM, nVidia, nVidia A30, Package, Task scheduling

August 17, 2025 by hgpu

Comparing Parallel Functional Array Languages: Programming and Performance

David van Balen, Tiziano De Matteis, Clemens Grelck, Troels Henriksen, Aaron W. Hsu, Gabriele K. Keller, Thomas Koopman, Trevor L. McDonell, Cosmin Oancea, Sven-Bodo Scholz, Artjoms Sinkarovs, Tom Smeding, Phil Trinder, Ivo Gabe de Wolff, Alexandros Nikolaos Ziogas

View

Tags: Benchmarking, Computer science, CUDA, HIP, N-body simulation, nVidia, nVidia A30, OpenCL, Package, Performance, performance portability, Programming Languages

May 18, 2025 by hgpu

Springald: GPU-Accelerated Window-Based Aggregates Over Out-of-Order Data Streams

Gabriele Mencagli, Patrizio Dazzi, Massimo Coppola

View

Tags: Computer science, CUDA, DSP, nVidia, nVidia A30, Package, Stream Computing

August 4, 2024 by hgpu

CuPBoP: Making CUDA a Portable Language

Ruobing Han, Jun Chen, Bhanu Garg, Xule Zhou, John Lu, Jeffrey Young, Jaewoong Sim, Hyesoon Kim

View

Tags: Computer science, CUDA, HIP, nVidia, nVidia A30, OpenCL, Package, Portability, SYCL

May 12, 2024 by hgpu

KernelZero: Co-Evolving Proposer and Coder for Continuously Improved GPU Kernel Generation

KernelZero: Co-Evolving Proposer and Coder for Continuously Improved GPU Kernel Generation

Introduction to Computer Vision

Introduction to Computer Vision

ACT: Accelerator Compiler Toolkit

Automatically Generating ML Compiler Backends from Tensor Accelerator ISA Descriptions

pytest-gpu-proof: A Simple Pytest Extension for Local GPU Code Testing

pytest-gpu-proof: Enabling Cloud-CPU Continuous Integration for GPU Code with Local GPU Attestation

Accelerating the Mitigation of LLM Inference Nondeterminism Across GPU Architectures

Accelerating the Mitigation of LLM Inference Nondeterminism Across GPU Architectures

AutoTuneBench: Trustworthy Measurement for Agent Auto-Tuning of LLM Serving Engines

AutoTuneBench: Trustworthy Measurement for Agent Auto-Tuning of LLM Serving Engines

nvsass-disassembler

Automated Instruction Encoding Synthesis for Modern GPU ISA Compression

PrefixBench-H100: Characterizing Prefix Reuse and Time-to-First-Token in H100 LLM Serving

PrefixBench-H100: Characterizing Prefix Reuse and Time-to-First-Token in H100 LLM Serving

FP4 FlashAttention forward, backward, and TorchTitan reproduction code

Hardware-Aware FP4 FlashAttention-4

EinsummableV3 - graph-based computation with tensor operations support

Every Kernel Is a Join: Automatic Multi-GPU Parallelism for AI Computations in Einsummable

See all packages

* * *

* * *

HGPU group © 2010-2026 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: