high performance computing on graphics processing units: hgpu.org

hgpu.org » nVidia Quadro NVS 510

Accelerating High-Order Stencils on GPUs

Ryuichi Sai, John Mellor-Crummey, Xiaozhu Meng, Mauricio Araya-Polo, Jie Meng

View

Tags: Computer science, HPC, nVidia, nVidia Quadro NVS 510, Package, Performance, Stencil computation, Tesla P100, Tesla V100

September 13, 2020 by hgpu

4kUHD H264 wireless live video streaming using CUDA

A.O Adeyemi-Ejeye, S.D Walker

View

Tags: CUDA, Games, H.264/AVC, Image processing, nVidia, nVidia Quadro NVS 510

December 31, 2013 by hgpu

* * *

tntorch - Tensor Network Learning with PyTorch

tntorch: Tensor Network Learning with PyTorch

Open-source FPGA-ML codesign for the MLPerf Tiny Benchmark

Open-source FPGA-ML codesign for the MLPerf Tiny Benchmark

MapReduce for Counting Word Frequencies with MPI and GPUs

MapReduce for Counting Word Frequencies with MPI and GPUs

CoDL: Efficient CPU-GPU Co-execution for Deep Learning Inference on Mobile Devices

CoDL: Efficient CPU-GPU Co-execution for Deep Learning Inference on Mobile Devices

SYCLCOMP Utilities

On the Compilation Performance of Current SYCL Implementations

M1 GPUs for (scientific) computations in C++

Seamless GPU acceleration for C++ based physics with the Metal Shading Language on Apple’s M series unified chips

CUB: Cooperative primitives for CUDA C++

Onesweep: A Faster Least Significant Digit Radix Sort for GPUs

Simulator and workload generator for Edge-to-Cloud environments

FELARE: Fair Scheduling of Machine Learning Applications on Heterogeneous Edge Systems

piet-gpu: An experimental GPU compute-centric 2D renderer

Fast GPU bounding boxes on tree-structured scenes

Large-scale Self-supervised Pre-training Across Tasks, Languages, and Modalities

Lossless Acceleration for Seq2seq Generation with Aggressive Decoding

See all packages

* * *

* * *

HGPU group © 2010-2022 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: