high performance computing on graphics processing units: hgpu.org

hgpu.org » Semantic indexing

Using reconfigurable computing technology to accelerate matrix decomposition and applications

Xinying Wang

View

Tags: Computer science, Data mining, Factorization, FPGA, Intel Xeon Phi, Matrix decomposition, Semantic indexing, Signal processing, Text mining, Thesis

December 28, 2017 by hgpu

Efficient Probabilistic Latent Semantic Indexing using Graphics Processing Unit

Eli Koffi Kouassi, Toshiyuki Amagasaa, Hiroyuki Kitagawa

View

Download (PDF)

Tags: Algorithms, Computer science, CUDA, Data mining, nVidia, Semantic indexing, Tesla C2050

October 26, 2011 by hgpu

Optimizing a Semantic Comparator using CUDA-enabled Graphics Hardware

Aalap Tripathy, Suneil Mohan, Rabi Mahapatra

View

Download (PDF)

Tags: Bloom filter, Computer science, CUDA, Green, Hashing, nVidia, Semantic indexing, Tesla C870

October 1, 2011 by hgpu

A parallel accelerator for semantic search

Abhinandan Majumdar, Srihari Cadambi, Srimat T. Chakradhar, Hans Peter Graf

View

Download (PDF)

Tags: Algorithms, Computer science, CUDA, Data parallelism, Databases, FPGA, nVidia, Semantic indexing, Tesla C1060

July 30, 2011 by hgpu

Best-effort semantic document search on GPUs

Surendra Byna,Jiayuan Meng,Anand Raghunathan,Srimat Chakradhar,Srihari Cadambi

Tags: Computer science, nVidia, Programming techniques, Semantic indexing, Tesla C870

November 5, 2010 by hgpu

KernelZero: Co-Evolving Proposer and Coder for Continuously Improved GPU Kernel Generation

Introduction to Computer Vision

ACT: Accelerator Compiler Toolkit

Automatically Generating ML Compiler Backends from Tensor Accelerator ISA Descriptions

pytest-gpu-proof: A Simple Pytest Extension for Local GPU Code Testing

pytest-gpu-proof: Enabling Cloud-CPU Continuous Integration for GPU Code with Local GPU Attestation

Accelerating the Mitigation of LLM Inference Nondeterminism Across GPU Architectures

nvsass-disassembler

Automated Instruction Encoding Synthesis for Modern GPU ISA Compression

PrefixBench-H100: Characterizing Prefix Reuse and Time-to-First-Token in H100 LLM Serving

AutoTuneBench: Trustworthy Measurement for Agent Auto-Tuning of LLM Serving Engines

MaxKernel: Intelligent TPU Kernel Engineering Agents

MaxKernel: Agentic Kernel Generation for TPUs

FP4 FlashAttention forward, backward, and TorchTitan reproduction code

Hardware-Aware FP4 FlashAttention-4

See all packages

* * *

high performance computing on graphics processing units: hgpu.org

Using reconfigurable computing technology to accelerate matrix decomposition and applications

Efficient Probabilistic Latent Semantic Indexing using Graphics Processing Unit

Optimizing a Semantic Comparator using CUDA-enabled Graphics Hardware

A parallel accelerator for semantic search

Best-effort semantic document search on GPUs

Recent source codes

KernelZero: Co-Evolving Proposer and Coder for Continuously Improved GPU Kernel Generation

Introduction to Computer Vision

ACT: Accelerator Compiler Toolkit

pytest-gpu-proof: A Simple Pytest Extension for Local GPU Code Testing

Accelerating the Mitigation of LLM Inference Nondeterminism Across GPU Architectures

nvsass-disassembler

PrefixBench-H100: Characterizing Prefix Reuse and Time-to-First-Token in H100 LLM Serving

AutoTuneBench: Trustworthy Measurement for Agent Auto-Tuning of LLM Serving Engines

MaxKernel: Intelligent TPU Kernel Engineering Agents

FP4 FlashAttention forward, backward, and TorchTitan reproduction code

Most viewed papers (last 30 days)