high performance computing on graphics processing units: hgpu.org

hgpu.org » Signal processing

DBCSR: A Library for Dense Matrix Multiplications on Distributed GPU-Accelerated Systems

Ilia Sivkov, Alfio Lazzaro, Jurg Hutter

View

Tags: Computer science, CUDA, Data mining, Linear Algebra, Machine learning, Matrix multiplication, nVidia, Package, Signal processing, Sparse matrix, Tesla P100

October 20, 2019 by hgpu

High Performance Computing via High Level Synthesis

Mehdi Roozmeh

View

Tags: Computer science, Design space exploration, FPGA, Heterogeneous systems, HLS, Nearest neighbour, nVidia, OpenCL, Package, Signal processing, Thesis

August 18, 2019 by hgpu

Combining Multiple Optimised FPGA-based Pulsar Search Modules Using OpenCL

Haomiao Wang, Prabu Thiagaraj, Oliver Sinnen

View

Tags: Astrophysics, FPGA, OpenCL, Signal processing

June 17, 2018 by hgpu

Using reconfigurable computing technology to accelerate matrix decomposition and applications

Xinying Wang

View

Tags: Computer science, Data mining, Factorization, FPGA, Intel Xeon Phi, Matrix decomposition, Semantic indexing, Signal processing, Text mining, Thesis

December 28, 2017 by hgpu

A tutorial on the implementations of linear image filters in CPU and GPU

Alvaro Pardo

View

Tags: Computer science, CUDA, nVidia, nVidia GeForce GT 430, Signal processing, Tutorial

December 7, 2017 by hgpu

Practically efficient methods for performing bit-reversed permutation in C++11 on the x86-64 architecture

Christian Knauth, Boran Adas, Daniel Whitfield, Xuesong Wang, Lydia Ickler, Tim Conrad, Oliver Serang

View

Tags: Computer science, CUDA, Mathematical Software, nVidia, OpenMP, Package, Signal processing

August 8, 2017 by hgpu

A GPU Based Memory Optimized Parallel Method For FFT Implementation

Fan Zhang, Chen Hu, Qiang Yin, Wei Hu

View

Tags: CUDA, FFT, Image processing, nVidia, Sensing, Signal processing, Tesla C2070

August 1, 2017 by hgpu

Synthesis of Embedded Software using Dataflow Schedule Graphs

Abhay Raina

View

Tags: Computer science, DSP, nVidia, nVidia GeForce GTX 680, OpenCL, Signal processing, Thesis

July 2, 2017 by hgpu

On the Use of a GPU-Accelerated Mobile Device Processor for Sound Source Localization

Jose A. Belloch, Jose M. Badia, Francisco D. Igual, Maximo Cobos, Enrique S. Quintana-Orti

View

Tags: Algorithms, ARM, nVidia, nVidia GeForce GTX 1080, OpenCL, Signal processing, Tesla K20

June 21, 2017 by hgpu

Kapre: On-GPU Audio Preprocessing Layers for a Quick Implementation of Deep Neural Network Models with Keras

Keunwoo Choi, Deokjin Joo, Juho Kim

View

Tags: Computer science, CUDA, Deep learning, Keras, Neural networks, nVidia, nVidia GeForce GTX 1080, nVidia GeForce GTX Titan X, Package, Python, Signal processing, Tesla K80, Tesla M60

June 21, 2017 by hgpu

Wireless Interference Identification with Convolutional Neural Networks

Malte Schmidt, Dimitri Block, Uwe Meier

View

Tags: CNN, Deep learning, Keras, Neural networks, nVidia, nVidia GeForce GTX 960, Signal processing

March 5, 2017 by hgpu

Introduction to the Special Issue on Digital Signal Processing in Radio Astronomy

Danny C. Price, Jonathon Kocz, Matthew Bailes, Lincoln J. Greenhill

View

Tags: Astrophysics, CUDA, DSP, FPGA, nVidia, Overview, Signal processing

February 7, 2017 by hgpu

MNN: a lightweight deep neural network inference engine

An Image Enhancing Pattern-based Sparsity for Real-time Inference on Mobile Devices

SolidTextureNets

On Demand Solid Texture Synthesis Using Deep 3D Networks

md_poly: A Performance-Portable Polyhedral Compiler Based on Multi-Dimensional Homomorphisms

md_poly: A Performance-Portable Polyhedral Compiler Based on Multi-Dimensional Homomorphisms

deepnetts: Deep Netts Pure Java Deep Learning Engine

Towards High Performance Java-based Deep Learning Frameworks

PASTA: A Parallel Sparse Tensor Algorithm Benchmark Suite

A Parallel Sparse Tensor Benchmark Suite on CPUs and GPUs

TACO: The Tensor Algebra Compiler (taco) computes sparse tensor expressions on CPUs and GPUs

A Unified Iteration Space Transformation Framework for Sparse and Dense Tensor Algebra

OpenCL-FPGA-LLVM: LLVM-based automation of memory decoupling for OpenCL applications on FPGAs

LLVM-based automation of memory decoupling for OpenCL applications on FPGAs

CUDAnative.jl: Julia support for native CUDA programming

Abstractions for Programming Graphics Processors in High-Level Programming Languages

GPU explicit-state model checking

Porting tree-based hash table compression to GPGPU model checking

OCLADock: OpenCL Accelerated Molecular Docking

Accelerating Molecular Docking by Parallelized Heterogeneous Computing – A Case Study of Performance, Quality of Results, and Energy-Efficiency using CPUs, GPUs, and FPGAs

See all packages

* * *

* * *

* * *

2020

April

27-29

Munich, Germany

8th International Workshop on OpenCL, including SYCLCon, 2019

2019

May

13-15

Boston, USA

7th International Workshop on OpenCL, 2019

2019

May

13

Boston, MA, USA

Distributed Heterogeneous Programming in C/C++ (DHPCC++), 2019

2019

May

14

Larnaca, Cyprus

3rd International Workshop on Theoretical Approaches to Performance Evaluation, Modeling and Simulation (TAPEMS), 2019

2019

July

26-28

Rome, Italy

International Conference on Frontiers of Neural Networks (ICFNN), 2019

+

HGPU group © 2010-2020 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: