high performance computing on graphics processing units: hgpu.org

hgpu.org » nVidia GeForce 840 M

TTC: A Tensor Transposition Compiler for Multiple Architectures

Paul Springer, Aravind Sankaran, Paolo Bientinesi

View

Tags: BLAS, Compilers, Computer science, CUDA, Intel Xeon Phi, Linear Algebra, Mathematical Software, nVidia, nVidia GeForce 840 M, Package, Performance, Tesla K40

July 8, 2016 by hgpu

ComScribe: a tool that identifies communication among all GPU-GPU and CPU-GPU pairs in a single-node multi-GPU system

Monitoring Collective Communication Among GPUs

PHCpack

Least Squares on GPUs in Multiple Double Precision

Vina-GPU: A heterogeneous OpenCL implementation of AutoDock Vina

Accelerating AutoDock VINA with GPUs

HEVolRender: Homomorphic-Encrypted Volume Rendering

Homomorphic-Encrypted Volume Rendering

GCN Inference Acceleration HLS

GCN Inference Acceleration using High-Level Synthesis

Climate Machine: an Earth System Model that automatically learns from data

Large-eddy simulations with ClimateMachine: a new open-source code for atmospheric simulations on GPUs and CPUs

HLS Portability from Intel to Xilinx: A Case Study

HLS Portability from Intel to Xilinx: A Case Study

HEXL: Intel Homomorphic Encryption Acceleration Library

Accelerating Encrypted Computing on Intel GPUs

Taskflow: A General-purpose Parallel and Heterogeneous Task Programming System

Taskflow: A Lightweight Parallel and Heterogeneous Task Graph Computing System

CompilerGym: a library performant reinforcement learning environments for compiler tasks

CompilerGym: Robust, Performant Compiler Optimization Environments for AI Research

See all packages

* * *

* * *

HGPU group © 2010-2021 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: