13018
Kyrylo Shegeda
Thesis addresses two main problems of Free Viewpoint TV: generation of arbitrary viewpoint in real-time and its delivery to end-user. For the first problem a GPU-based algorithm capable of generating free viewpoints from a network of fixed HD video cameras was developed. We used a space-sweep algorithm to estimate depth information. The view generation sub-system […]
View View   Download Download (PDF)   
Jie Shen, Diego Vela, Ankita Singh, Kexing Song, Guoshang Zhang, Bradon LaFreniere, Hao Chen
In this paper CUDA (Compute Unified Device Architecture) programming and OpenMP (Open Multi-Processing) are used for the GPU (Graphics Processing Unit) and CPU (Central Processing Unit) parallel computation of material damage. The material damage is evaluated by a multilevel finite element analysis within material domains reconstructed from a high-resolution micro-focus X-ray computed tomography system. An […]
View View   Download Download (PDF)   
Kamal Chandra Reddy, Ankit Tharwani, Ch.Vamshi Krishna, Lakshminarayanan.V
Firewalls use a rule database to decide which packets will be allowed from one network onto another thereby implementing a security policy. In high-speed networks as the inter-arrival rate of packets decreases, the latency incurred by a firewall increases. In such a scenario, a single firewall become a bottleneck and reduces the overall throughput of […]
View View   Download Download (PDF)   
Lalith Suresh, Navaneeth Rameshan, M. S. Gaur, Mark Zwolinski, Vijay Laxmi
Logic simulation of a VLSI chip is a computationally intensive process. There exists an urgent need to map functional validation algorithms onto parallel architectures to aid hardware designers in meeting time-to-market constraints. In this paper, we propose three novel methods for logic simulation of combinational circuits on GPGPUs. Initial experiments run on two methods using […]
View View   Download Download (PDF)   
Teemu Nylanden, Janne Janhunen, Olli Silven, Markku J. Juntti
Two real-valued signal models based on selective spanning with fast enumeration (SSFE) and layered orthogonal lattice detector (LORD) algorithms are implemented on a Nvidia graphics processing unit (GPU). A 2×2 multiple-input multiple-output (MIMO) antenna system with 16-quadrature amplitude modulation (16-QAM) is assumed. The chosen level update vector for SSFE is based on computer simulation results […]

* * *

* * *

Follow us on Twitter

HGPU group

1731 peoples are following HGPU @twitter

Like us on Facebook

HGPU group

365 people like HGPU on Facebook

HGPU group © 2010-2016 hgpu.org

All rights belong to the respective authors

Contact us: