high performance computing on graphics processing units: hgpu.org

hgpu.org » nVidia Quadro FX 1700

A GPU-based Framework for Real-time Free Viewpoint Television

Kyrylo Shegeda

View

Tags: Computer science, CUDA, GLSL, nVidia, nVidia Quadro FX 1700, nVidia Quadro FX 5800, Rendering, Thesis

November 3, 2014 by hgpu

GPU/CPU Parallel Computation of Material Damage

Jie Shen, Diego Vela, Ankita Singh, Kexing Song, Guoshang Zhang, Bradon LaFreniere, Hao Chen

View

Tags: CAD, Computed tomography, CT, CUDA, Materials Science, nVidia, nVidia Quadro FX 1700, Tesla C1060, Tomography

June 19, 2014 by hgpu

Parallel Firewalls on General-Purpose Graphics Processing Units

Kamal Chandra Reddy, Ankit Tharwani, Ch.Vamshi Krishna, Lakshminarayanan.V

View

Tags: Computer science, CUDA, Databases, Network communications, nVidia, nVidia Quadro FX 1700, Security

December 17, 2013 by hgpu

Acceleration of Functional Validation Using GPGPU

Lalith Suresh, Navaneeth Rameshan, M. S. Gaur, Mark Zwolinski, Vijay Laxmi

View

Tags: Algorithms, Benchmarking, Computer science, Electronic design automation, nVidia, nVidia Quadro FX 1700, Tesla C870

September 23, 2011 by hgpu

A GPU implementation for two MIMO-OFDM detectors

Teemu Nylanden, Janne Janhunen, Olli Silven, Markku J. Juntti

Tags: Algorithms, nVidia, nVidia Quadro FX 1700, Signal processing

April 25, 2011 by hgpu

Adaptive Partial STEM

Advances in Electron Microscopy with Deep Learning

Linus: easy-to-share, interactive 3D figures

linus: Conveniently explore, share, and present large-scale biological trajectory data from a web browser

Compound Word Transformer

Compound Word Transformer: Learning to Compose Full-Song Music over Dynamic Directed Hypergraphs

SAPFOR

Interactive Parallelization of C Programs in SAPFOR

CUDA Memtrace

Exploiting BSP Abstractions for Compiler Based Optimizations of GPU Applications on multi-GPU Systems

ANGHABENCH: a Suite with One Million Compilable C Benchmarks for Code-Size Reduction

ANGHABENCH: a Suite with One Million Compilable C Benchmarks for Code-Size Reduction

waLBerla: (widely applicable Lattice Boltzmann from Erlangen), massively parallel framework for multi physics applications

Highly Efficient Lattice-Boltzmann Multiphase Simulations of Immiscible Fluids at High-Density Ratios on CPUs and GPUs through Code Generation

NaturalCC: A Toolkit to Naturalize the Source Code Corpus

NaturalCC: A Toolkit to Naturalize the Source Code Corpus

Systolic CNN

Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing

Nimble: Lightweight and Parallel GPU Task Scheduling for Deep Learning

Nimble: Lightweight and Parallel GPU Task Scheduling for Deep Learning

See all packages

* * *

* * *

2021

April

27-29

Munich, Germany

9th International Workshop on OpenCL and SYCL, 2021

2020

December

10-14

Virtually in Barcelona, Spain

The 18th International Conference on High Performance Computing & Simulation (HPCS), 2020

2020

November

24-27

Naha, Okinawa, Japan

The Fifth International Workshop on GPU Computing and AI (GCA), 2020

2021

January

13-15

Shenzhen, China

2nd International Conference on Frontiers of Intelligent Manufacturing and Automation (CFIMA’21), 2021

2020

December

14-16

Bangkok, Thailand

International Conference on Cyber Physical Systems and IoT (CPSIOT’20), 2020

+

HGPU group © 2010-2021 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: