high performance computing on graphics processing units: hgpu.org

hgpu.org » ASIC

Investigating Single Precision Floating General Matrix Multiply in Heterogeneous

Steven Harris

View

Tags: ASIC, Computer science, FPGA, Heterogeneous systems, Matrix multiplication, OpenCL, Performance, performance portability, Thesis

June 7, 2020 by hgpu

Survey and Benchmarking of Machine Learning Accelerators

Albert Reuther, Peter Michaleas, Michael Jones, Vijay Gadepally, Siddharth Samsi, Jeremy Kepner

View

Download (PDF)

Tags: ASIC, Benchmarking, Computer science, CUDA, FPGA, Machine learning, Neural networks, nVidia, nVidia Jetson TX1, nVidia Jetson TX2, Performance, TPU

September 1, 2019 by hgpu

The Accelerator Wall: Limits of Chip Specialization

Adi Fuchs, David Wentzlaff

View

Download (PDF)

Tags: ASIC, Computer science, FPGA

June 2, 2019 by hgpu

BENCHIP: Benchmarking Intelligence Processors

Jin-Hua Tao, Zi-Dong Du, Qi Guo, Hui-Ying Lan, Lei Zhang, Sheng-Yuan Zhou, Cong Liu, Hai-Feng Liu, Shan Tang, Allen Rush, Willian Chen, Shao-Li Liu, Yun-Ji Chen, Tian-Shi Chen

View

Download (PDF)

Tags: ASIC, Benchmarking, Computer science, Deep learning, nVidia, nVidia GeForce GTX 950, nVidia Tegra TX1, Tesla K40

October 24, 2017 by hgpu

Evaluation of GPU-based track-triggering for the CMS detector at CERN’s HL-LHC

Hannes Mohr

View

Download (PDF)

Tags: Algorithms, ASIC, CUDA, FPGA, HEP, nVidia, Physics, Tesla K40, Tesla K80, Thesis

April 20, 2017 by hgpu

Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC

Eriko Nurvitadhi, David Sheffield, Jaewoong Sim, Asit Mishra, Ganesh Venkatesh, Debbie Marr

View

Download (PDF)

Tags: Algorithms, ASIC, Computer science, CUDA, Deep learning, FPGA, Neural networks, nVidia, nVidia GeForce GTX Titan X, nVidia Tegra TX1, Performance

February 14, 2017 by hgpu

SC-DCNN: Highly-Scalable Deep Convolutional Neural Network using Stochastic Computing

Ao Ren, Ji Li, Zhe Li, Caiwen Ding, Xuehai Qian, Qinru Qiu, Bo Yuan, Yanzhi Wang

View

Download (PDF)

Tags: ASIC, CNN, Computer science, Deep learning, FPGA, Neural networks, nVidia, Tesla C2075

November 22, 2016 by hgpu

Runtime Configurable Deep Neural Networks for Energy-Accuracy Trade-off

Hokchhay Tann, Soheil Hashemi, R. Iris Bahar, Sherief Reda

View

Download (PDF)

Tags: Algorithms, ARM, ASIC, Computer science, CUDA, Deep learning, Neural networks, nVidia, nVidia Tegra TX1

July 20, 2016 by hgpu

Hardware Acceleration for Unstructured Big Data and Natural Language Processing

Prateek Tandon

View

Download (PDF)

Tags: ASIC, big data, Computer science, FPGA, Hadoop, hardware acceleration, Machine learning, MapReduce, NLP, Thesis

February 2, 2016 by hgpu

Origami: A Convolutional Network Accelerator

Lukas Cavigelli, David Gschwend, Christoph Mayer, Samuel Willi, Beat Muheim, Luca Benini

View

Download (PDF)

Tags: Algorithms, Artificial intelligence, ASIC, Computer science, Computer vision, Machine learning, Neural networks

December 15, 2015 by hgpu

TABLA: A Unified Template-based Framework for Accelerating Statistical Machine Learning

Divya Mahajan, Jongse Park, Emmanuel Amaro, Hardik Sharma, Amir Yazdanbakhsh, Joon Kim, Hadi Esmaeilzadeh

View

Download (PDF)

Tags: ARM, ASIC, Computer science, FPGA, Machine learning, nVidia, nVidia GeForce GTX 650 Ti, nVidia Jetson TK1, Performance, Tesla K40

September 29, 2015 by hgpu

RadixBoost: A Hardware Acceleration Structure for Scalable Radix Sort on Graphic Processors

Xingyu Liu, Shikai Li, Kuan Fang, Yufei Ni, Zonghui Li, Yangdong Deng

View

Download (PDF)

Tags: Algorithms, ASIC, Computer science, FPGA, nVidia, nVidia GeForce GTX 580, Sorting

March 12, 2015 by hgpu

cuFINUFFT: a load-balanced GPU library for general-purpose nonuniform FFTs

KTT - Kernel Tuning Toolkit

Searching CUDA code autotuning spaces with hardware performance counters: data from benchmarks running on various GPU architectures

HSA-on-FPGA

Transparent FPGA Acceleration with TensorFlow

SYCL for Vitis 2020.1: experimental melting pot with Intel oneAPI DPC++ SYCL and triSYCL for Xilinx FPGA

triSYCL for Xilinx FPGA

AutoFreeze: Automatically Freezing Model Blocks to Accelerate Fine-tuning

See all packages

* * *

2021

April

27-29

Munich, Germany

9th International Workshop on OpenCL and SYCL, 2021

2020

December

10-14

Virtually in Barcelona, Spain

The 18th International Conference on High Performance Computing & Simulation (HPCS), 2020

2020

November

24-27

Naha, Okinawa, Japan

The Fifth International Workshop on GPU Computing and AI (GCA), 2020

2021

January

13-15

Shenzhen, China

2nd International Conference on Frontiers of Intelligent Manufacturing and Automation (CFIMA’21), 2021

2020

December

14-16

Bangkok, Thailand

International Conference on Cyber Physical Systems and IoT (CPSIOT’20), 2020

Add event

See all events

high performance computing on graphics processing units: hgpu.org

Investigating Single Precision Floating General Matrix Multiply in Heterogeneous

Survey and Benchmarking of Machine Learning Accelerators

The Accelerator Wall: Limits of Chip Specialization

BENCHIP: Benchmarking Intelligence Processors

Evaluation of GPU-based track-triggering for the CMS detector at CERN’s HL-LHC

Accelerating Binarized Neural Networks: Comparison of FPGA, CPU, GPU, and ASIC

SC-DCNN: Highly-Scalable Deep Convolutional Neural Network using Stochastic Computing

Runtime Configurable Deep Neural Networks for Energy-Accuracy Trade-off

Hardware Acceleration for Unstructured Big Data and Natural Language Processing

Origami: A Convolutional Network Accelerator

TABLA: A Unified Template-based Framework for Accelerating Statistical Machine Learning

RadixBoost: A Hardware Acceleration Structure for Scalable Radix Sort on Graphic Processors

Recent source codes

AutoDock-GPU: AutoDock for GPUs and other accelerators

BASEMENT - Basic Simulation Environment

Charm++: a message-passing parallel language and runtime system

KTT - Kernel Tuning Toolkit

UPC++: a PGAS library for C++

cuFINUFFT: a load-balanced GPU library for general-purpose nonuniform FFTs

KTT - Kernel Tuning Toolkit

HSA-on-FPGA

SYCL for Vitis 2020.1: experimental melting pot with Intel oneAPI DPC++ SYCL and triSYCL for Xilinx FPGA

AutoFreeze: Automatically Freezing Model Blocks to Accelerate Fine-tuning

Most viewed papers (last 30 days)

Featured events

9th International Workshop on OpenCL and SYCL, 2021

The 18th International Conference on High Performance Computing & Simulation (HPCS), 2020

The Fifth International Workshop on GPU Computing and AI (GCA), 2020

2nd International Conference on Frontiers of Intelligent Manufacturing and Automation (CFIMA’21), 2021

International Conference on Cyber Physical Systems and IoT (CPSIOT’20), 2020