high performance computing on graphics processing units: hgpu.org

hgpu.org » Hardware Architecture

Systolic-CNN: An OpenCL-defined Scalable Run-time-flexible FPGA Accelerator Architecture for Accelerating Convolutional Neural Network Inference in Cloud/Edge Computing

Akshay Dua, Yixing Li, Fengbo Ren

View

Tags: Cloud, Computer science, DSP, FPGA, Hardware Architecture, Neural networks, OpenCL, Package

December 13, 2020 by hgpu

A Survey of System Architectures and Techniques for FPGA Virtualization

Masudul Hassan Quraishi, Erfan Bank Tavakoli, Fengbo Ren

View

Tags: Computer science, FPGA, Hardware Architecture, HLS, OpenCL, survey, Virtualization

November 22, 2020 by hgpu

FusionAccel: A General Re-configurable Deep Learning Inference Accelerator on FPGA for Convolutional Neural Networks

Shi Shi

View

Tags: Computer science, Deep learning, FPGA, Hardware Architecture, Neural networks

July 7, 2019 by hgpu

MGPUSim: Enabling Multi-GPU Performance Modeling and Optimization

Yifan Sun, Trinayan Baruah, Saiful A. Mojumder, Shi Dong, Xiang Gong, Shane Treadway, Yuhui Bao, Spencer Hance, Carter McCardwell, Vincent Zhao, Harrison Barclay, Amir Kavyan Ziabari, Zhongliang Chen, Rafael Ubal, Jose L. Abellan, John Kim, Ajay Joshi

View

Tags: AMD R9 Nano, ATI, Computer science, Hardware Architecture, OpenCL, Package, Performance

June 23, 2019 by hgpu

Modeling Deep Learning Accelerator Enabled GPUs

Md Aamir Raihan, Negar Goli, Tor Aamodt

View

Tags: Computer science, CUDA, Deep learning, Hardware Architecture, Machine learning, nVidia, Tesla V100

November 25, 2018 by hgpu

RAPIDNN: In-Memory Deep Neural Network Acceleration Framework

Mohsen Imani, Mohammad Samragh, Yeseong Kim, Saransh Gupta, Farinaz Koushanfar, Tajana Rosing

View

Tags: AMD Radeon HD 7970, ATI, CNN, Computer science, Deep learning, FPGA, Hardware Architecture, Neural networks, OpenCL

June 20, 2018 by hgpu

Zorua: Enhancing Programming Ease, Portability, and Performance in GPUs by Decoupling Programming Models from Resource Management

Nandita Vijaykumar, Kevin Hsieh, Gennady Pekhimenko, Samira Khan, Ashish Shrestha, Saugata Ghose, Phillip B. Gibbons, Onur Mutlu

View

Tags: Computer science, CUDA, Hardware Architecture, nVidia, Virtualization

February 10, 2018 by hgpu

A 7.663-TOPS 8.2-W Energy-efficient FPGA Accelerator for Binary Convolutional Neural Networks

Yixing Li, Zichuan Liu, Kai Xu, Hao Yu, Fengbo Ren

View

Tags: CNN, Computer science, CUDA, Deep learning, Energy-efficient computing, FPGA, Hardware Architecture, Neural networks, nVidia, nVidia GeForce GTX Titan X, Performance

February 22, 2017 by hgpu

PipeCNN: An OpenCL-Based FPGA Accelerator for Large-Scale Convolution Neuron Networks

Dong Wang, Jianjing An, Ke Xu

View

Tags: CNN, Computer science, Deep learning, DSP, FPGA, Hardware Architecture, Neural networks, OpenCL, Package

November 10, 2016 by hgpu

GPU Performance Modeling and Optimization

Ang Li

View

Tags: Computer science, CUDA, Hardware Architecture, nVidia, Performance, PTX, Thesis

October 29, 2016 by hgpu

YodaNN: An Ultra-Low Power Convolutional Neural Network Accelerator Based on Binary Weights

Renzo Andri, Lukas Cavigelli, Davide Rossi, Luca Benini

View

Tags: Computer science, Computer vision, Deep learning, Hardware Architecture, Neural networks

June 21, 2016 by hgpu

Dissecting GPU Memory Hierarchy through Microbenchmarking

Xinxin Mei, Xiaowen Chu

View

Tags: Benchmarking, cache, Computer science, CUDA, Hardware Architecture, nVidia, nVidia GeForce GTX 560 Ti, nVidia GeForce GTX 780, nVidia GeForce GTX 980, Package

September 9, 2015 by hgpu

Code examples for paper on SYCL backend of Kokkos - IWOCL 2024

Experiences with implementing Kokkos’ SYCL backend

ROCm's implementation of Gromacs

GROMACS on AMD GPU-Based HPC Platforms: Using SYCL for Performance and Portability

SimSYCL: Synchronous, single-threaded, library-only SYCL implementation for debugging and verification

SimSYCL: A SYCL Implementation Targeting Development, Debugging, Simulation and Conformance

GPU plugin for PySCF

Python-Based Quantum Chemistry Calculations with GPU Acceleration

QArray

QArray: a GPU-accelerated constant capacitance model simulator for large quantum dot arrays

Celerity: High-level C++ for Accelerator Clusters

Balancing Tracking Granularity and Parallelism in Many-Task Systems: The Horizons Approach

gpu_tracker: Context manager and CLI that tracks the computational-resource-usage of a code block or shell command, particularly the GPU usage

gpu_tracker: Python package for tracking and profiling GPU utilization in both desktop and high-performance computing environments

CIFAR-10 Airbench: 94% on CIFAR-10 in 3.29 second

94% on CIFAR-10 in 3.29 Seconds on a Single GPU

LOOPer: a polyhedral compiler for expressing fast and portable data parallel algorithms

LOOPer: A Learned Automatic Code Optimizer For Polyhedral Compilers

OpenMC Monte Carlo Code

Performance Portable Monte Carlo Particle Transport on Intel, NVIDIA, and AMD GPUs

See all packages

* * *

* * *

HGPU group © 2010-2024 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: