high performance computing on graphics processing units: hgpu.org

J. Kocz, L.J Greenhill, B.R. Barsdell, D. Price, G. Bernardi, S. Bourke, M.A. Clark, J. Craig, M. Dexter, J. Dowell, T. Eftekhari, S. Ellingson, G. Hallinan, J. Hartman, A. Jameson, D. MacMahon, G. Taylor, F. Schinzel, D. Werthimer

View

Download (PDF)

Source codes

Tags: Astrophysics, CUDA, FPGA, GPU cluster, Heterogeneous systems, Instrumentation and Methods for Astrophysics, nVidia, Package, Signal processing, Tesla K20

January 10, 2015 by hgpu

CHO: A Benchmark Suite for OpenCL-based FPGA Accelerators

Geoffrey Ndu, Mikel Lujan, Javier Navaridas

View

Download (PDF)

Source codes

Tags: Benchmarking, Computer science, FPGA, OpenCL, Package

January 8, 2015 by hgpu

A Survey of Techniques For Improving Energy Efficiency in Embedded Computing Systems

Sparsh Mittal

View

Download (PDF)

Tags: Embedded high-performance computing, Energy-efficient computing, FPGA, GPU, Power-efficient computing

January 7, 2015 by sparsh0mittal

Characterization of OpenCL on a Scalable FPGA Architecture

Shanyuan Gao, Jeremy Chritz

View

Download (PDF)

Tags: AES, Computer science, FPGA, OpenCL

December 30, 2014 by hgpu

A Domain-specific Language to Facilitate Software Defined Radio Parallel Executable Patterns Deployment on Heterogeneous Architectures

Lerato J. Mohapi, Simon Winberg, Michael Inggs

View

Download (PDF)

Tags: Algorithms, CUDA, DSP, FPGA, Heterogeneous systems, nVidia, nVidia GeForce GTX 480, OpenCL, Signal processing

December 22, 2014 by hgpu

FPGA: An Efficient And Promising Platform For Real-Time Image Processing Applications

Sparsh Mittal, Saket Gupta, Sudeb Dasgupta

View

Download (PDF)

Tags: DSP, FPGA, Image processing, survey

November 19, 2014 by sparsh0mittal

Real-time 3D Reconstruction for FPGAs: A Case Study for Evaluating the Performance, Area, and Programmability Trade-offs of the Altera OpenCL SDK

Quentin Gautier, Alexandria Shearer, Janarbek Matai, Dustin Richmond, Pingfan Meng, Ryan Kastner

View

Download (PDF)

Tags: Computer science, Computer vision, FPGA, nVidia, nVidia GeForce GTX 760, OpenCL

November 9, 2014 by hgpu

Using an OpenCL Framework to Evaluate Interconnect Implementations on FPGAs

Vincent Mirian, Paul Chow

View

Download (PDF)

Tags: Computer science, FPGA, Heterogeneous systems, OpenCL

October 31, 2014 by hgpu

SimSYCL: Synchronous, single-threaded, library-only SYCL implementation for debugging and verification

SimSYCL: A SYCL Implementation Targeting Development, Debugging, Simulation and Conformance

gpu_tracker: Context manager and CLI that tracks the computational-resource-usage of a code block or shell command, particularly the GPU usage

gpu_tracker: Python package for tracking and profiling GPU utilization in both desktop and high-performance computing environments

CIFAR-10 Airbench: 94% on CIFAR-10 in 3.29 second

94% on CIFAR-10 in 3.29 Seconds on a Single GPU

LOOPer: a polyhedral compiler for expressing fast and portable data parallel algorithms

LOOPer: A Learned Automatic Code Optimizer For Polyhedral Compilers

OpenMC Monte Carlo Code

Performance Portable Monte Carlo Particle Transport on Intel, NVIDIA, and AMD GPUs

Polygeist: C/C++ frontend for MLIR

Retargeting and Respecializing GPU Workloads for Performance Portability

Parallel Gaussian process with kernel approximation in CUDA

See all packages

* * *

high performance computing on graphics processing units: hgpu.org

On Password Guessing with GPUs and FPGAs

RadixBoost: A Hardware Acceleration Structure for Scalable Radix Sort on Graphic Processors

FastTree: A Hardware KD-Tree Construction Acceleration Engine for Real-Time Ray Tracing

Accelerating Deep Convolutional Neural Networks Using Specialized Hardware

Digital Signal Processing using Stream High Performance Computing: A 512-input Broadband Correlator for Radio Astronomy

CHO: A Benchmark Suite for OpenCL-based FPGA Accelerators

A Survey of Techniques For Improving Energy Efficiency in Embedded Computing Systems

Characterization of OpenCL on a Scalable FPGA Architecture

A Domain-specific Language to Facilitate Software Defined Radio Parallel Executable Patterns Deployment on Heterogeneous Architectures

FPGA: An Efficient And Promising Platform For Real-Time Image Processing Applications

Real-time 3D Reconstruction for FPGAs: A Case Study for Evaluating the Performance, Area, and Programmability Trade-offs of the Altera OpenCL SDK

Using an OpenCL Framework to Evaluate Interconnect Implementations on FPGAs

Recent source codes

SimSYCL: Synchronous, single-threaded, library-only SYCL implementation for debugging and verification

GPU plugin for PySCF

QArray

Celerity: High-level C++ for Accelerator Clusters

gpu_tracker: Context manager and CLI that tracks the computational-resource-usage of a code block or shell command, particularly the GPU usage

CIFAR-10 Airbench: 94% on CIFAR-10 in 3.29 second

LOOPer: a polyhedral compiler for expressing fast and portable data parallel algorithms

OpenMC Monte Carlo Code

Polygeist: C/C++ frontend for MLIR

Parallel Gaussian process with kernel approximation in CUDA

Most viewed papers (last 30 days)