high performance computing on graphics processing units: hgpu.org

hgpu.org » HIP

An HPC Benchmark Survey and Taxonomy for Characterization

Andreas Herten, Olga Pearce, Filipe S. M. Guimarães

View

Tags: Benchmarking, Computer science, CUDA, Fortran, HIP, HPC, MPI, OpenACC, OpenCL, OpenMP, Package, Performance, ROCm, SYCL

September 14, 2025 by hgpu

CrossTL: A Universal Programming Language Translator with Unified Intermediate Representation

Nripesh Niketan, Vaatsalya Shrivastva

View

Tags: Compilers, Computer science, CUDA, DirectX, GLSL, HIP, HLSL, nVidia, OpenGL, Package, Programming Languages, Vulkan

September 7, 2025 by hgpu

Accelerating a Linear Programming Algorithm on AMD GPUs

Xiyan Hu, Titus Parker, Connor Phillips, Yifa Yu

View

Tags: AMD Radeon Instinct MI210, AMD Radeon Instinct MI325X, ATI, Computer science, HIP, nVidia, nVidia A100, Package, Performance, PyTorch, ROCm, Thesis

August 31, 2025 by hgpu

Dissecting CPU-GPU Unified Physical Memory on AMD MI300A APUs

Jacob Wahlgren, Gabin Schieffer, Ruimin Shi, Edgar A. León, Roger Pearce, Maya Gokhale, Ivy Peng

View

Tags: AMD Radeon Instinct MI300A, ATI, Benchmarking, Computer science, HIP, Memory model, Package

August 31, 2025 by hgpu

Inter-APU Communication on AMD MI300A Systems via Infinity Fabric: a Deep Dive

Gabin Schieffer, Jacob Wahlgren, Ruimin Shi, Edgar A. León, Roger Pearce, Maya Gokhale, Ivy Peng

View

Tags: AMD Radeon Instinct MI100, AMD Radeon Instinct MI250, AMD Radeon Instinct MI300A, APU, ATI, Benchmarking, Computer science, HIP, HPC, MPI, Performance

August 24, 2025 by hgpu

Performant Unified GPU Kernels for Portable Singular Value Computation Across Hardware and Precision

Evelyne Ringoot, Rabab Alomairy, Valentin Churavy, Alan Edelman

View

Tags: AMD Radeon Instinct MI250, Apple M1 Pro, ATI, Computer science, HIP, Intel, Intel Ponte Vecchio Max 1100, Kokkos, Linear Algebra, Machine learning, nVidia, nVidia A100, nVidia GeForce RTX 4060, nVidia H100, OpenCL, SYCL

August 17, 2025 by hgpu

Performance Portable Gradient Computations Using Source Transformation

Kim Liegeois, Brian Kelley, Eric Phipps, Sivasankaran Rajamanickam, Vassil Vassilev

View

Tags: AMD Radeon Instinct MI300X, ATI, Computer science, CUDA, HIP, Kokkos, Machine learning, Mathematical Software, nVidia, nVidia H100

August 3, 2025 by hgpu

Specx: a C++ task-based runtime system for heterogeneous distributed architectures

Paul Cardosi, Bérenger Bramas

View

Tags: Computer science, CUDA, Heterogeneous systems, HIP, nVidia, nVidia A100, nVidia P100, nVidia Quadro RTX 8000, nVidia V100, Package, Task scheduling

July 20, 2025 by hgpu

CASS: Nvidia to AMD Transpilation with Data, Models, and Benchmark

Ahmed Heakl, Sarim Hashmi, Gustavo Bertolo Stahl, Seung Hun Eddie Han, Salman Khan, Abdulrahman Mahmoud

View

Tags: AI, AMD Radeon RX 7900 XT, ATI, Computer science, CUDA, HIP, Machine learning, nVidia, nVidia A100, OpenCL, Package, Programming Languages, PTX

May 25, 2025 by hgpu

Comparing Parallel Functional Array Languages: Programming and Performance

David van Balen, Tiziano De Matteis, Clemens Grelck, Troels Henriksen, Aaron W. Hsu, Gabriele K. Keller, Thomas Koopman, Trevor L. McDonell, Cosmin Oancea, Sven-Bodo Scholz, Artjoms Sinkarovs, Tom Smeding, Phil Trinder, Ivo Gabe de Wolff, Alexandros Nikolaos Ziogas

View

Tags: Benchmarking, Computer science, CUDA, HIP, N-body simulation, nVidia, nVidia A30, OpenCL, Package, Performance, performance portability, Programming Languages

May 18, 2025 by hgpu

GPU Performance Portability needs Autotuning

Burkhard Ringlein, Thomas Parnell, Radu Stoica

View

Tags: AMD Radeon Instinct MI250, ATI, Auto-Tuning, Computer science, CUDA, DSL, HIP, LLM, nVidia, nVidia A100, Performance, performance portability

May 18, 2025 by hgpu

Dynamic Memory Management on GPUs with SYCL

Russell K. Standish

View

Tags: Computer science, CUDA, HIP, Memory model, nVidia, Package, Performance, SYCL

May 4, 2025 by hgpu

ParaCodex: A Profiling-Guided Autonomous Coding Agent for Reliable Parallel Code Generation and Translation

ParaCodex: A Profiling-Guided Autonomous Coding Agent for Reliable Parallel Code Generation and Translation

SeedFold: Scaling Biomolecular Structure Prediction

SeedFold: Scaling Biomolecular Structure Prediction

Tilus: A Tile-Level GPU Kernel Programming Language

Tilus: A Tile-Level GPGPU Programming Language for Low-Precision Computation

Memory-Efficient Acceleration of Block Low-Rank Foundation Models on Resource Constrained GPUs

Memory-Efficient Acceleration of Block Low-Rank Foundation Models on Resource Constrained GPUs

BoltzGen:Toward Universal Binder Design

BoltzGen:Toward Universal Binder Design

CUDA-L2: Surpassing cuBLAS Performance for Matrix Multiplication through Reinforcement Learning

CUDA-L2: Surpassing cuBLAS Performance for Matrix Multiplication through Reinforcement Learning

cuPilot: A Strategy-Coordinated Multi-agent Framework for CUDA Kernel Evolution

cuPilot: A Strategy-Coordinated Multi-agent Framework for CUDA Kernel Evolution

MATLAB Tensor Core models

Accurate Models of NVIDIA Tensor Cores

TritonForge: Transform PyTorch Operations into Optimized GPU Kernels with LLMs

TritonForge: Profiling-Guided Framework for Automated Triton Kernel Optimization

RLTune: Hybrid Learning and Optimization-Based Dynamic Scheduling for DL Workloads on Heterogeneous GPU Clusters

Hybrid Learning and Optimization-Based Dynamic Scheduling for DL Workloads on Heterogeneous GPU Clusters

See all packages

* * *

* * *

HGPU group © 2010-2026 hgpu.org

All rights belong to the respective authors

Login | Sitemap | Feedback | Policy

Contact us: